Difference between revisions of "Synchronization"
From NaplesPU Documentation
(Created page with "Per Daniele") |
|||
| Line 1: | Line 1: | ||
Per Daniele | Per Daniele | ||
| + | |||
| + | The nu+ manycore supports an hardware mechanism for Synchronization. The mechanism of synchronization is based on Barrier primitive. A barrier for a group of threads in the source code means any thread must stop at this point and cannot proceed until all other threads reach this barrier. | ||
| + | |||
| + | == Barrier Synchronization Protocol == | ||
| + | |||
| + | === Example of Barrier === | ||
| + | |||
| + | == Barrier Synchronization Architecture == | ||
| + | |||
| + | === Boot Setup === | ||
| + | === Barrier Core === | ||
| + | === Synchronization Core === | ||
Revision as of 16:23, 6 November 2017
Per Daniele
The nu+ manycore supports an hardware mechanism for Synchronization. The mechanism of synchronization is based on Barrier primitive. A barrier for a group of threads in the source code means any thread must stop at this point and cannot proceed until all other threads reach this barrier.
